guilhermewerner/machine
1
0
Fork 0
mirror of https://github.com/guilhermewerner/machine synced 2025-06-18 06:04:18 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add sample assembly

Browse Source
This commit is contained in:
Werner
2021-12-04 09:14:07 -03:00
parent 38236f0ad5
commit 525862e551
2 changed files with 36 additions and 0 deletions

18
Examples/Load.asm Normal file

@ -0,0 +1,18 @@
Main:
ldr b r1 r2 ; Load register with byte from memory address.
ldr h r1 r2 ; Load register with half from memory address.
ldr w r1 r2 ; Load register with word from memory address.
ldr d r1 r2 ; Load register with double word from memory address.
ldr q r1 r2 ; Load register with quad word from memory address.
lda b r1 0050 ; Load register with byte from memory address.
lda h r1 0050 ; Load register with half from memory address.
lda w r1 0050 ; Load register with word from memory address.
lda d r1 0050 ; Load register with double word from memory address.
lda q r1 0050 ; Load register with quad word from memory address.
ldi b r1 0 ; Load register with byte from imediate value.
ldi h r1 0 ; Load register with half from imediate value.
ldi w r1 0 ; Load register with word from imediate value.
ldi d r1 0 ; Load register with double word from imediate value.
ldi q r1 0 ; Load register with quad word from imediate value.